M
mc_navman
Guest
Hei, jeg vil sette arraysize basert på max verdi til å være representert. Er dette mulig i Verilog? dvs. parameter CLK_DIV = 27210; reg [14 .. 0] CLK_DIV_REG; / /
Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
CLK_DIV_REG; / /